Abstract-This paper presents an efficient heuristic algorithm, which employs successive partitioning and grid-refinement scheme, for designing the power distribution network of a chip. In an iterative procedure, the chip area is recursively bipartitioned, and the wire pitches and the wire widths of the power grid in the partitions are repeatedly adjusted to meet the voltage drop and current-density specifications. By using the macromodels of the power grid constructed in the previous levels of partitioning, the scheme ensures that a small global power grid system is simulated in each iteration. The idea is based on the notion that due to the locality properties of the power grid, the effects of distant nodes and sources can be modeled more coarsely than the nearby elements, and include practical methods that enhance the convergence of the iterative conjugate-gradient-based solution engine that is used in each step. Finally, a postprocessing step at the end of the optimization is employed to maximize the alignment of wires in adjacent partitions. The effectiveness of the scheme is demonstrated by designing various power grids with real circuit parameters and realistic input current values. The proposed algorithm is able to design power grids comprising thousands of wires and more than a million electrical nodes in about 6 to 14 min. When compared to a multigrid-based power grid design scheme, it is found to save about 5% to 10% of wire area, and on an average is 12% faster.
I. INTRODUCTION

I
NCREASES in the operating frequency and power density, and reductions in the supply voltages, have made the design of a high-performance power distribution network a challenging problem. While reductions in the widths of the metal wires have led to increased wire resistances, the currents through these wires have also drastically increased due to the increase in chip densities. As a consequence, it has become essential for the power-delivery network to be carefully designed to prevent the loss of circuit performance due to IR drop and failures due to electromigration (EM).
In view of this, various schemes have been proposed for power grid design. Typically, the choices available to a supply net designer are to: 1) appropriately size the supply net wires [1] - [4] ; 2) perform topology optimization, i.e., to assign suitable pitches to the power grid wires and/or determine the optimal assignment of the pins to the pads and placement of pads on the power grid [5] - [9] ; and 3) add decoupling capacitors [10] , [11] .
Schemes for automated power-distribution-network design can be divided into the following two categories, based on tradeoffs between the accuracy of the embedded power-grid simulator and the level of sophistication of the optimizer:
(A) Heuristic iterative optimization methods, employing an explicit and exact circuit analysis step in the main optimization loop to determine constraint violations in the power grid [6] , [10] ; (B) Mathematical optimization schemes, formulating the problem as a nonlinear program by approximating the circuit equations, and solved with the aid of nonlinearoptimization techniques [1] - [4] , [7] .
The desirable characteristic of the supply network design methods based on scheme (A) is the guaranteed accuracy of the final solution, ensured by the process of performing an explicit circuit-simulation step in each iteration, to detect and fix the IR drop and EM violations. However, these methods typically have large run times as each simulation of a power network, comprising hundreds of thousands of electrical nodes, is extremely time consuming. The methods built on scheme (B) solve the supply-net-design problem by formulating it as an optimization problem of minimizing a nonlinear function subject to nonlinear constraints. In this scheme, typically, the circuit analysis is implicitly carried out by explicitly or implicitly listing the circuit constraints, i.e., Kirchoff's current and voltage laws and the device equations, as part of the constraints set. In the original form, the solution to such a nonlinearproblem formulation is known to be computationally intensive, which makes it prohibitive for problems involving millions of design variables. Hence, to achieve efficiency, these methods typically either employ some constraint relaxations to transform a general nonlinear-optimization problem to special forms of nonlinear programs such as the convex program, which can be efficiently solved, or introduce some approximations to reduce the problem size. Although, these methods provide a solution that is more efficient than those from scheme 1), the final solution is inherently subject to inaccuracies due to the relaxations and approximations introduced in the original nonlinear-problem formulation.
In this paper, we propose a novel and fast, yet accurate, algorithm to design the power distribution network in the form of a nonuniform power grid. We use a hierarchical-design approach, based on successive partitioning of the chip area, to design the supply network. Our procedure achieves efficiency by using 0278 the notion of locality, similar to that proposed in [12] . This concept is based on the observation that nearby elements have the greatest influence on the voltage at any node. Therefore, while constructing the power grid locally in a specific region of the chip, it suffices to use fine-grained and accurate models only in or near the region. The regions of chip that are far away from the specific region are not likely to affect the local grid design in the specific region, and can be abstracted using coarse models.
This concept of locality is illustrated in Fig. 1 , where a violating grid region, i.e., a region that violates the constraints, is shown by the shaded rectangle. Generally speaking, these violations can be fixed by adding more power grid wires locally in and around the violating region. Due to locality, as we make these local changes, it is reasonable for the details of parts of power grid in the regions far away from the violating region to be abstracted away, as shown in Fig. 1(b) . The use of these abstractions, or macromodels, for parts of the power-grid circuit has two main advantages. First, they improve the speed of the analysis, since they reduce the size of the system to be solved. Second, by focusing the grid-design effort on the details of the local region only, the search space for choosing the optimal design parameters, e.g., the wire pitches and the wire widths, is greatly reduced.
The idea of working with detailed local models and abstractions of far-away regions is especially useful in the case of flip-chip (FC) packages where the power pads are distributed throughout the chip area by using C4 bumps. For a FC package, most violations of the power grid in specific regions can be fixed by locally modifying the power grid just in and around the violating regions. Due to the availability of a sufficient number of pads around the violating region, the power grid wires in the local region contain the path of least resistance for the current to flow from the nearest V DD pads to the violating nodes. The same idea may not be true of chips with wire-bond (WB) packages, since the power pads are on the periphery of the chip, and the strategy of local modification of the grid may not work because of the concentration of power pads on the chip periphery. However, the hierarchical-design method mitigates the effect of weak locality in grid design, as may be the case for WB chips. By the process of successive bipartitioning, the hierarchical grid design procedure ensures the presence of low-resistivity conduction paths in various regions of the chip. Due to the availability of these high-conductance paths, it is reasonable to expect that a violating region of the power grid, which may or may not exhibit strong locality property, would be appropriately fixed by employing a top-down hierarchical partitioning scheme.
Based on the hierarchical-design approach and the notion of locality in power grid design, we propose an efficient and accurate grid design procedure. The method employs an iterative scheme of recursively partitioning the chip area and constructing the power grid locally in the partitions by adjusting the wire pitches and the widths. The power grids constructed by our design procedure have a locally regular, globally irregular structure [6] . The grids within a partition are constructed to be uniform, i.e., they have the same wire width and wire pitch, but power grid wires in different partitions may have different widths and pitches, as determined by the currentdensity requirements of the underlying functional blocks. Such a locally uniform, globally nonuniform power-grid structure has the desirable properties of efficient wire-area utilization, ease of power-grid circuit modeling, and optimization. The outline of our method is as follows.
1) We present a heuristic algorithm to design a supply grid that meets the IR drop and the EM constraints. The optimization is carried out under DC conditions using an iterative refinement scheme. In our implementation, the power grid is designed for the top two metal layers of the chip, but the same procedure can be easily extended to design a power network spanning multiple layers of metal. 2) We commence by dividing the chip area into two partitions. The power grid in the two partitions is then constructed by placing thick or very wide wires at an initial pitch. The pitches in the two partitions are then repeatedly reduced until the initial grid meets the constraints. 3) In each of the subsequent iterations, a previous partition is further divided into two smaller partitions, and a refined power grid is reconstructed locally in these smaller partitions. The grid-refinement process comprises of decreasing the wire width by a factor of the width in the previous partitioning level, and then iteratively decreasing the wire pitches. The solution of the grid designed in the previous iterations is used to guide the design of the power grid in the current iteration. 4) We use a previously proposed macromodeling technique [13] to construct abstractions of partition of the power grid. Employing a hierarchical circuit-analysis method in each iteration, to determine the nodes and branches that violate the reliability constraints, ensures the accuracy of grid design. Since, in each iteration we construct the macromodels of only two partitions, and reuse the macromodels formed in the previous iterations, the analysis step is very fast. 5) We improve the run time of our algorithm, proposed in our previous work [14] , by further speeding up the circuit analysis step. In order to reduce the simulation time for the global matrix system, we use a preconditioned conjugate-gradient-based iterative linear solver, with an initial guess vector whose components are derived from the power-grid solution of the previous iteration. Thus, reusing the grid solution of the previous iteration to drive the grid design in the current iteration aids in making the procedure faster. 6) At the end of the optimization, a postprocessing step is used to maximize the alignment of wires in adjacent partitions. The rest of this paper is organized as follows. Section II explains the power-grid circuit model used and other preliminaries for the power supply network design problem. The details of the grid design procedure is contained in Section III. Section IV contains the pseudocode and the description of the complete power grid design algorithm. The extension of this work for power grid design spanning multiple metal layers is discussed in Section V. Sections VI and VII describe the experimental results and the conclusion, respectively.
II. PRELIMINARIES
A power grid comprises metal wires running in the orthogonal directions and spanning multiple layers (typically, five to eight for current microprocessor designs). The wires in two consecutive layers of metal are electrically connected to each other by using vias. The wires in the top-most metal layers are electrically connected to the V DD pads that are located either on the peripheral power ring, as in the case for a chip with a WB package, or are distributed over the entire chip area, using C4 bumps, as in the case of FC package. This system of pad connections and network of metal wires, carrying currents from the V DD pads to the underlying gates in the functional blocks, can be modeled as an equivalent electrical circuit comprising possibly millions of nodes. Under DC conditions, as illustrated in Fig. 2 , the power grid can be modeled as a resistive mesh, with the pads replaced by voltage sources. As seen in the figure, the wires are replaced by their equivalent resistances, and the worst case, switching activities of the gates in the underlying functional blocks determines the loading currents.
Using the circuit model, as shown in Fig. 1 , the branch resistance r i of branch i can be expressed as
where ρ s is the sheet resistivity, w i is the width of the wire segment corresponding to the branch i, and p is the pitch of the power grid wires in the orthogonal direction, which is the same as the length of the wire segment. The pitch of the power grid wires could be different for different layers and, in fact, may not even be constant for a given layer. After converting the voltage sources in the grid model of Fig. 2 to their Norton equivalents, the solution to the node voltages of the circuit is given by the following system of modified nodal analysis (MNA) equations.
where n is the number of electrical nodes in the power-grid circuit, G is the conductance matrix, which contains stamps of all branch resistances, V is the vector of node voltages, and J is a vector of load currents and the Norton currents of voltage sources. For all nodes j and all branches i in the power-grid circuit, the following constraints must be satisfied: 1) IR drop constraint: V j > V spec ; 2) current density or EM constraints: |I i | < σw i . The voltage of node j is denoted as V j , the branch current of branch i is denoted as I i , and σ is the specified current density for a fixed thickness (height) of the metal layer.
In the following sections of the paper, we describe the design procedure for constructing a power grid that meets the two above constraints. The inputs to our power grid design problem are the number of power pads and their precise connection locations to the grid wires in the top layer, the placed functional blocks, and an estimate of worst case currents drawn by the gates in the functional blocks. The amount of current drawn by each of the functional blocks can be determined by estimation techniques such as the ones proposed in [15] and [16] . Although, these methods extract time-varying current waveforms, appropriate simplifications can be made to these techniques to estimate worst case steady-state currents drawn by the functional blocks. We use the power-grid circuit model, as shown in Fig. 2 . Each node j in the power-grid circuit is loaded by a constant current source c j . Given the current estimate I f k drawn by a functional block k, and the physical coordinates of the placed functional block k, the values of constant current sources loading the power grid are chosen in such a way that the sum of all current sources at node locations lying over the functional block k adds up to the functional-block current I f k . The values of the constant current sources and the functional-block currents are expressed by the following relation.
j∈{Nodes over block k}
III. POWER GRID DESIGN PROCEDURE
In the following sections, we explain the power grid design scheme based on the recursive bipartitioning and gridrefinement idea. We employ this grid design procedure to construct power grids for the top two metal layers. The extension of the grid design procedure for power grids spanning multiple metal layers is described in Section V.
A. Grid Refinement
A power grid covering the entire chip area comprises thousands of wires, and its equivalent circuit, using the mapping shown in Fig. 2 , contains millions of electrical nodes, making it prohibitive to simulate. To achieve efficiency in the circuit analysis step, it thus becomes essential to work with a coarse initial power grid representation, which yields a power-grid circuit of manageable size, and then iteratively refine the coarse model. In our powerlgrid design procedure, we construct the coarse grid by using unrealistically thick power grid wires initially, and then subsequently improve the coarse-grid model by a grid-refinement operation, in which a power grid containing a smaller number of thick wires is replaced by a grid comprising of a larger number of thinner wires. In our power-grid circuit model, we assume the via resistances to be proportional to the overlap area of horizontal and vertical wires. Hence, for thicker wires, we have a few vias having higher resistances. Replacement of smaller number of thicker wires with larger number of thinner wires results in more number of vias, but with lower resistances.
The advantage of using a grid with thick wires is that it greatly reduces the system size, as there are fewer electrical nodes in the equivalent circuit model of Fig. 2 . Moreover, since we employ a hierarchical approach for power grid design, the coarse grid representation is adequate for the abstractions of parts of the power-grid circuit. However, such a grid may result in overutilization of the chip wiring resources. Hence, in our optimization procedure, we begin with a grid with very thick power grid wires to gain speedup in the circuit analysis step, and then subsequently perform grid refinement in later iterations to achieve savings in the wire area.
The effective resistance of a given region of a power-grid circuit depends on both the number of wires in the region and the resistances of the individual wires. Having more wires reduces the effective resistance of the grid by increasing the number of paths that the current can take from a V DD pad to any node. Assuming a constant wire width for the given region, as required for a locally regular structure of the power grid in our work, the number of wires is determined by the wire pitch of the region. On the other hand, the resistance of the individual wires depends on the widths of the wires. Fig. 3 depicts the grid-refinement operation. As seen in the figure, by a grid-refinement operation, a coarse grid with thick wires and a large pitch is converted to a grid of thinner wires and smaller pitch. It is reasonable to expect that the impact of an increase in the resistances of the individual wire segments of the refined power grid, due to reducing the wire widths of the coarse grid, would be offset by having more wires in the refined grid. Moreover, since the magnitude of the currents carried by more thinner wires of the refined grid reduces, the wires in the new and the old grid are expected to have similar current densities. This observation, that the effective resistance of a power-grid circuit depends both on the wire width and the wire pitch, forms the basis of employing grid refinement in our optimization procedure.
The grid-refinement idea is similar to the multigrid-based method of coarsening the power-grid system [4] . However, the method in [4] deals with a fixed topology of the supply network and optimizes the parameters of a preconstructed power grid. As will be explained in the following sections, in our method, the optimization procedure decides the topology of the power grid by repeatedly adjusting the wire pitches and the wire widths, while maintaining the locally regular and globally irregular structure of the supply network.
B. Power Grid Design by Recursive Bipartitioning
We apply the divide-and-conquer approach to our power grid design procedure by successively dividing the chip area into smaller regions or partitions, and iteratively constructing power grids in the smaller partitions, using the notion of locality, introduced in Section I. The recursive-bipartitioning idea employs the strategy of solving a small local power-grid-design problem in each step, and involves the selection of optimal pitches for two partitions, such that: 1) the new grids constructed in the two partitions each meet all of their specifications and 2) the previously constructed grids in the other partitions maintain their correctness in terms of meeting the IR drop and EM constraints. Fig. 4 illustrates the recursive-bipartitioning process. As shown in the figure, the process of partitioning the chip area to iteratively construct the power grid is equivalent to growing an almost complete binary tree 1 referred to as the partition tree. Partitions that have already been processed are represented as the nonshaded tree elements, and the two partitions being processed in the current iteration, referred to as the active partitions, are shown as the shaded tree elements. Each element in the partition tree contains information about the wire widths and the pitches of the power grid constructed in the corresponding partition. The height of the partition tree determines the current level of partitioning.
A new partition is constructed by making a vertical (horizontal) cut, by introducing a vertical (horizontal) partition wire halfway across the parent partition as part of the power grid. Consecutive levels of partitioning alternate the cut directions between vertical cuts and horizontal cuts. The process of adding two children to a parent node in the tree is equivalent to the gridrefinement operation described in Section III-A. In other words, when two child nodes are added to a parent node in the tree, the coarse power grid in the partition corresponding to the parent node is replaced by finer grids of the child nodes.
In the following sections, we explain the idea of recursive bipartitioning for power grid design in detail.
1) First Level of Partitioning: As seen in Fig. 4 (b), the first level of partitioning is equivalent to adding two child nodes to the root of the partition tree. In this step, we begin with the full chip area and divide it into two parts by adding a vertical powergrid partition wire across the chip going through its middle. We define this as a vertical cut across the first partitioning level, referred to as Part 1 . Fig. 5 depicts the division of the chip into two partitions. Next, we select an initial wire width and pitch for the partitions, such that the worst case voltage drop meets its specifications. These choices are made by constructing an initial grid in the two partitions, and then iteratively decreasing the pitches of power grid in the two partitions until there are no IR drop and EM violations. This choice of starting point for the initial wire widths and the pitches is determined empirically, or based on designer input, so that we begin not too far away from the finalsolution point in the search space.
The circuit analysis step, which detects constraint violations in the power grid, is performed using the macromodeling approach proposed in [13] , coupled with a preconditioned conjugate-gradient-based iterative solver to speed up the powergrid circuit simulation. A macromodel is an abstraction of a linear network, and we use one that has the following transfer characteristic:
where m is the number of ports in the system, I is a vector of currents flowing into the system through the port nodes, which are nodes that are located on the partition boundaries and form the connection between the various partitions, V p is the vector of voltages at the port nodes, A is the admittance matrix, and S is a vector of currents from each port to the reference node. Using the macromodeling idea, all nodes in the two partitions, except the port nodes, are abstracted away. The port nodes lie on the partition wire through which the two partitions connect to each other. Fig. 6 depicts this situation, where the left and the right partitions are abstracted as macromodels connected to each other through the port nodes located on the partition wire.
As seen in the figure, the power grid constructed in the two partitions is reduced to a system of two macromodels that connect to each other through the port nodes. Using the matrix algebra described in [13] , we construct the macromodels given by the parameters (A, S) for the two partitions. Following the hierarchical circuit-analysis approach, the macromodel parameters are stamped in the MNA equations of the global system
M matrix containing conductance links between pads and wires in all of partitions and stamps of macromodel parameter A for each partition; X vector of voltages at port nodes of partitions; b vector containing stamps of macromodel parameter S for each partition. The global system is solved, and subsequently, the node voltages within the two partitions are determined to check for any IR drop and EM violations. As an extension to our work of [14] , we improve the run time of our procedure by solving the global system given by (5) using an iterative solver: specifically, a conjugate-gradient method with diagonal preconditioning. As will be explained in the following sections, we can reuse the solution of the power grid designed in the previous iteration to speed up the current iteration of the grid design procedure by employing an iterative linear solver to solve the global matrix of (5).
In case a partition does not meet the voltage drop and currentdensity specifications, the wire pitch of the partition is reduced by a factor β 1 , and the process of creating the macromodels and solving the power-grid system using the iterative linear solver is repeated. As an implementation detail, it is worth emphasizing that at this first level of partitioning, we use unrealistically thick wires, e.g., wires having widths between 80 and 150 µm, and these will later (after further partitioning) be replaced by thinner wires through the grid-refinement operation. The vias, connecting the top two metal layers, are assumed to have resistances proportional to the overlap wire area between the horizontal and vertical layers. Thus, during the grid-refinement process, the via resistances and number of vias are appropriately adjusted. Due to using thicker wires initially, the system size of each partition is fairly small, e.g., 1000 to 3000 nodes. As a consequence, the iterative process of constructing new macromodel parameters (A, S) after decreasing the wire pitch and simulating the grid repeatedly is extremely fast. At the end of this step, we obtain a coarse power grid constructed in the two partitions that span the entire chip area.
2) Second Level of Partitioning: Recall that Part 1 used a vertical wire that divided the chip area in the left and right halves. We use the power grid constructed at the first partitioning level to guide the grid design at the next level, referred to as Part 2 . The second level of partitioning has two steps, as depicted in Fig. 4 (c) and (d), referred to as Part 2 1 and Part 2 2 , respectively. First, the power grid constructed in the left partition is ripped up. Next, a horizontal cut is made in the left partition by introducing a horizontal power-grid partition wire in the middle of this region. As a result, the left partition is further divided into top-left and bottom-left partitions, as shown in Fig. 7 . As seen in Fig. 4(c) , Part 2 1 begins by adding child nodes to the parent nodes 2 and 3 in the partition_tree, or equivalently, growing the almost complete binary tree to the next level. Leaving the previously constructed grid in the rightpartition intact, a finer grid is designed in each of the two new partitions, i.e., the top-left and the bottom-left partitions.
The grid design procedure for these two partitions is similar to that employed in Part 1 , where the grids were constructed in the left and the right partitions. We begin the grid construction in the top-left and bottom-left partitions by using the notion of grid refinement to construct an initial grid whose wire width is chosen using a multiplicative factor γ 2 < 1 on the wire width at the parent node, i.e., the wire width used for the grid in the left partition at the first level. In general, we set w k = γ k · w k−1 , where w k is the wire width for the k th level of partitioning, and γ k is the multiplicative factor used when refining from the (k − 1) st level of partitioning to the k th level. The via resistances, assumed proportional to the overlap area between the horizontal and vertical wires, are appropriately adjusted at each partitioning level. This is precisely the grid-refinement technique explained in Section III-A and shown in Fig. 3 , with the difference that we now also maintain a coarse macromodel for the right partition. The grid of the left partition, which had thicker wires and a larger pitch, is therefore replaced with the grids in partitions top-left and bottom-left that each have thinner wires but a smaller pitch. The macromodel parameters (A, S) are calculated for the top-left and bottom-left partitions, and they are stamped in the global system of (5) along with the macromodel parameters of the right partition, which were previously computed in Part 1 .
To solve the global matrix system of (5), we use a preconditioned conjugate-gradient iterative solver to speed up the solution of the linear system of equations. The simulation speedup is obtained by the observation that, since the result of the grid-refinement operation is designed to offer a similar effective resistance, it is reasonable to expect that the perturbation between the old system (i.e., the power grid design obtained at the end of the first level of partitioning), and the new system (i.e., the refined power grid for the left partition at the second partitioning level), would be small. Hence, we can use the voltages of port nodes located on the vertical cut wire, solved by the old global system of (5), as the components of the initial guess vector X 0 corresponding to the same ports in the new system. The other components of the guess vector X 0 , which correspond to the voltages of the newly introduced port nodes by addition of a partition wire, are set to be equal to V spec . Thus, each component i of the initial guess vector used for the conjugate-gradient method, after introducing each new horizontal or vertical partition wire, is given by
We find that reusing the solution of power grid design of the previous iteration for solving the new global matrix system improves the run time of our supply net design procedure of [14] . The guess vector, as formed by (6), provides a fairly good starting point for the conjugate-gradient method, as a result, it converges to the final solution in only a few steps. To improve the conditioning of the problem, we use a diagonal or a Jacobi preconditioner for the conjugate method. We premultiply the global system of (5) by a diagonal matrix consisting of the reciprocals of the corresponding diagonal entries of the global MNA matrix M . Alternatively, we could have chosen Cholesky preconditioning, which is known to have better conditioning properties [17] . However, as the step of solving the global system is part of the inner loop in the grid design procedure, it is much cheaper to form a diagonal preconditioner as compared to the more expensive operation of finding the Cholesky factors of the global matrix M . power grid in the top-left and bottom-left partitions. The violations are corrected by inserting more wires in the partitions, by reducing the pitch by a factor β 2 . In addition to the voltage drop and the current-density specifications, there is an additional requirement that the grids of the top-left and bottom-left partitions must meet. It is essential that the process of ripping up the original grid of the left partition and replacing it with the grids constructed in the top-left and the bottomleft partitions does not render the grid of the right partition ineffective in terms of meeting the specifications. To inspect whether the correctness of the grid in the right partition is maintained, we could completely solve the right-partition power grid again. However, this would be costly in terms of run time as we would need to check the voltages of all of the nodes of the grid within the right partition each time the pitches of the topleft or bottom-left partitions are decreased. To avoid this high simulation cost, we make use of the abstraction of the power grid of the right partition effectively. It is reasonable to expect that a very small change in port voltages of right partition would result only in a small change in the voltages of the internal nodes of the right partition. Thus, the voltages at only the port nodes of the right-partition grid are evaluated. These voltages are compared with the port voltages of the right-partition power grid obtained at the end of Part 1 violation, referred to as previous_grid_violated, is flagged if the maximum change in the port voltages is greater than a specified value, MAX spec . In the event of such a violation, the pitches of the top-left and bottom-left are further decreased, thereby increasing the number of wires in the power grid in order to maintain the correctness of the previously designed grid in the right partition. This process ensures that the port voltages of the previously correct grid design are not significantly disturbed by the new power grid, which replaces the previous grid. The process of power-grid design in Part 2 2 is similar to that of the grid design in Part 2 1 . In this case, as shown in Fig. 4(d) , the active partitions are the top-right and the bottom-right partitions. For Part 2 2 , the old power-grid system becomes the one designed in Part 2 1 . The rest of the procedure of power grid design is essentially the same and can be derived from the explanation for constructing the power grid in Part 2 1 .
3) Grid Refinement by Recursive Bipartitioning: In the process of growing the partition tree of Fig. 4(e) , when each time the two child nodes are added to a parent node in the partition tree, the coarser power grid in the partition corresponding to the parent node is converted to finer grids in the two active partitions corresponding to the child nodes. As described in the previous section, the wire widths of the child nodes are some factor γ k < 1 of the widths of the parent nodes. The via resistances, for connections between the horizontal and vertical wires, are also recomputed for the new partitions according to the new overlap area between the horizontal and vertical layers.
The wire width is kept constant while designing the local grid for the two active partitions, and the search is restricted to choosing the optimal wire pitches only. Alternatively, we could have chosen to make the wire width also a design variable in the process of grid construction for the two partitions. However, changing the wire width repeatedly in the local grid design process would lead to significant changes in the elements of the conductance matrix from which the macromodel parameters (A, S) are derived. Thus, the solution of the global MNA (5) could differ considerably from one inner-loop iteration to the next. This could result in slow convergence or many innerloop iterations to find the best combination of wire widths and pitches that meet the reliability constraints. Moreover, at the initial partitioning levels, we are building a coarse solution to capture the essential features of the final power-grid solution. Since using reduced wire pitches and thicker wires are expected to have similar effect on the equivalent resistance of the grid, we choose a strategy of fixing the wire width, and limiting the search space to find the optimal set of wire pitches, thus significantly reducing the number of optimizable parameters and the computational effort.
With the growth of the partition tree, the number of partitions in the current partitioning level increases exponentially with the number of levels. As a result, the number of port nodes and, thus, the size of the global system of (5), grow rapidly. This adversely affects the run time of the design procedure as in each iteration, following a pitch decrease in any one of the active partitions, it is necessary to construct the global matrix M , whose dimensions are rapidly increasing, which leads to an increase in the number of conjugate-gradient steps to solve the global system. To overcome this problem, we employ the port-approximation technique suggested in [6] to reduce the macromodel sizes. By this approach, some of the port nodes located on the partition wires are collapsed. The portapproximation scheme helps in controlling the fast increase of the global system of (5) at the cost of reasonable simulation errors. However, the accuracy of the final solution is not compromised since the port-approximation technique is switched OFF during the final few iterations of the design procedure.
The addition of two new child nodes in the partition tree can only take place if the following are satisfied. 1) IR drop and EM constraints, for the new power grid being constructed in the two active partitions, are met. These violations are detected by the hierarchical circuit analysis step. 2) There were no previous_grid_violated flags set as described in Section III-B2. These violations are detected by checking the port voltages of all of the neighboring partitions of the two active partitions. If the maximum change, between the new port voltages of the neighboring partitions and the port voltages of the neighboring partitions before constructing the new grid in the active partitions, exceeds a specified value MAX spec , the previous_grid_violation flags are set to true.
3) The wire pitches in the two active partitions are greater than the minimum wire pitch p min . In order to fix the violations 1 and 2, the pitch of one or both the active partitions is decreased, depending on which of the two active partitions exhibits these violations. The minimum-pitch violation is an undesirable breakdown in our power grid design procedure, and occurs when the grid-refinement operation does not work, i.e., the increase in the wire resistance by replacing a power grid having thicker wires with a power grid having thinner wires cannot be compensated by adding more wires in the replacement grid. These minimum-pitch violations cannot be fixed locally by modifying the grid in the active partitions. In this case, we need to traverse the partition tree to the other tree elements that neighbor the active partitions, and add more wires in these neighboring partitions by reducing the wire pitches within them. For example, referring to Fig. 4 , if the power grid being designed for partition 7 runs into a minimum-pitch situation, the more wires are added iteratively to partitions 5 and 6 until the constraints are met. Fixing the minimumpitch violations thus adversely affects the run time of the grid design procedure. However, we found out empirically that if the width reduction factor at the k th partitioning level γ k < 1 is chosen such that it is not too small [empirical values correspond to γ k ∈ [0.65, 1)], such breakdowns are very rare events. We conclude the optimization procedure at the end of k levels of partitioning. The value of k is determined by specifying the minimum size of the partition by
where CHIP w and CHIP l are the chip dimensions, and PART w and PART l are the specified dimensions of the minimum partition size.
C. Postprocessing for Wire Alignment
At the end of k levels of partitioning, we have designed a power grid in each of the 2 k partitions of the chip, with potentially different wire pitches in each partition. As a result, the wires in the adjacent partitions maybe offset with respect to each other, as illustrated by the simple example in Fig. 8(a) , where a power grid with four partitions has misaligned wires in the adjacent partitions. This misalignment may lead to the use of extra vias to maintain the electrical connectivity of the power grid wires in different metal layers.
To alleviate the misalignment, we introduce a postprocessing step in our grid design procedure, illustrated through the example in Fig. 8 . To rectify the misalignment in Fig. 8(a) , a uniform virtual grid is superimposed over the entire layout area, whose pitch is chosen to be the minimum pitch of wires in all of the partitions. The virtual grid is a uniform grid with wires having a constant pitch throughout the chip area. By choosing the pitch of the virtual grid as the minimum of wire pitches of all the 2 k partitions, it is ensured that the virtual grid would at least have the same number of wires in any partition as the real local power grid. The virtual grid is represented by dashed lines in Fig. 8(b) . Next, the power grid wires in all partitions are moved to the nearest location on the virtual grid. The virtual grid thus acts as a place holder for the real power grid wires. As seen in Fig. 8(c) , the wires in the adjacent partitions are better aligned at the end of the postprocessing step. To ensure that the small movement of power grid wires does not affect the correctness of the grid, we perform a complete simulation using the hierarchical analysis technique. Our experiments showed that the postprocessing step hardly ever introduced any violations in the power-grid circuit. In the rare cases where this was not true, the violations were easily fixed by adding more wires in the violating partitions. The extra wires are also added in such a way that they fall on the virtual grid, to remove any possibility of misalignment.
IV. COMPLETE ALGORITHM
The pseudocode of the main loop of the power grid design algorithm is presented in Algorithm 1. We use the binary-tree data structure to model the successive partitioning of the chip area. This is represented by the tree array in Algorithm 1. Each element of the tree array represents a node in the partition_tree of Fig. 4 , and contains the information about the partition dimensions, and the wire width and pitch of the power grid constructed in the partition corresponding to the tree node. In lines 2 to 8 of the pseudocode, the root node of the tree, which represents the full chip area, is initialized. The outer while loop, extending from lines 10 to 47, performs the recursive bipartitioning and grid-construction process. Inside the outer loop, a parent partition is divided into two child partitions in lines 11 to 15. The divide subroutine, shown on line 12, implements the task of dividing the chip area of the parent partition into two smaller sized partitions. The first inner while loop, in lines 18 to 32, performs the task of constructing the local power grid in the two active partitions, subject to reliability constraints. Within this loop, the steps of constructing the macromodel parameters (A, S) for the two active partitions, as explained in Section III-B1, are contained in the routine make_pow_grid, listed on line 21. The steps of solution of the global system by preconditioned conjugate-gradient method and the solution of the partitions by the hierarchical approach, as described in Section III-B2 are performed by the routine solv_grid, shown on line 22. In case the local grid, constructed in the two active partitions, does not meet the reliability constraints, the pitches of the partitions are reduced by a factor δ k , as shown in lines 26 to 31. The second inner while loop, shown in lines 35 to 41, ensures that the grid constructed in the active partition does not render the previously constructed grids in other partitions ineffective, as explained in Section III-B2. This is ensured by the routine chk_other_parts, shown on line 36, by checking the port voltages of neighboring partitions of the two active partitions. Lines 43 to 46, which are part of the outer while loop, add the two child nodes to the parent node after a satisfactory local grid has been designed in the two active partitions. At the end of the design procedure, the postprocessing step, as described in Section III-C, is employed to improve the alignment of the power grid wires in the adjacent partitions. This task is performed by the subroutine post_processing_of_grid_to_align_wires.
Algorithm 1 Power Grid Design 1: Power_Grid_Design(func_block_currents, power_pads_pos) 2: /*Initialize the root node of the partition tree*/ 3: tree [1] .wire_width = W init ; 4: tree [1] .wire_pitch = P init ; 5: tree [1] .width = chip_width; 6: tree [1] .length = chip_length; 7: i = 2; k = log 2 (i) ; 8: cut_dir = 0; /* cut_dir = 0/1 for a ver/horz cut* 
if (spec_met_flag 1 AND spec_met_flag 2 ) then 24: spec_met_flag_this_part_level = 1; 25: end if 26:
if (!spec_met_flag 1 ) then 27: if (!spec_met_flag 2 ) then 30: while (prev_grid_viol_flag == 1) do 36:
[prev_grid_viol_flag] = chk_other_parts(child 1 , child 2 ); 37:
if (prev_grid_viol_flag == 0) then 38: In summary, the following are the main features of the power grid design algorithm.
1) The design procedure is based on a recursivebipartitioning scheme. At each step, a simple bipartitioning problem of figuring out the appropriate wire pitches of the two active partitions is solved. 2) Using the concept of grid refinement, the power grid is iteratively refined. The abstraction of the grid constructed in the previous levels of partitioning is used to guide the power grid design in the active partitions. 3) Using the circuit analysis step to detect the IR drop and EM violations in the inner loop ensures the accuracy of the design scheme. The speedup of this method over other power grid design schemes, relying on the explicit circuit analysis, is obtained by making the analysis step extremely fast. This is achieved by: a) controlling the circuit size by using very thick wires in the initial levels of partitioning; the wire width is successively reduced in each partitioning level; b) using the macromodeling technique for abstraction of power grid in different partitions and focusing on the local analysis of the two active partitions; c) solving the global matrix system by a preconditioned conjugate-gradient-based iterative solver and using the starting guess vector of the voltages at the port nodes, as determined by the solution of the power-grid system designed in the previous iteration; d) employing the port-approximation technique during the intermediate partition levels. 4) A postprocessing step at the end of the design procedure is employed to improve the wire alignment in adjacent partitions.
V. EXTENSION TO MULTIPLE LAYERS
In the previous sections, we have described the proposed power grid design scheme to construct power grids in the top two metal layers. The wires added to the grid, in each iteration, are in the horizontal direction for the top layer and in vertical direction for the metal layer one beneath the top layer.
The same approach can be easily extended to design a power grid spanning multiple layers of metal. Fig. 9 illustrates the procedure to design a power grid for a chip having four metal layers, M1 to M4. The vertical dashed lines in the figure represent the via connections between layers M2 and M3. In the case of multiple metal layers, the levels of partitioning are defined with respect to each pair of consecutive metal layers. The recursive bipartitioning moves from layers M3-M4 to M1-M2 and back to M3-M4 for the next level of partitioning. For example, as a first step, the first level of partitioning for the layers M3-M4 would involve constructing the power grid in the left and right partitions for these two layers, with connections to a fixed uniform grid in the bottom layers. As a good starting point, the initial pitch of the uniform grid in M1-M2 may be chosen in such a way that the initial voltage drop is bound to be no more than some constant times the specified drop. Then, as seen in Fig. 9(a) , the power grid is refined in the left and right partitions of layers M1-M2. The grid wires in the layers M1-M2 have connections with the previously design power grid in the left and right sections of layers M3-M4. The step of checking for the previous_grid_violated flags for the active partitions, now defined with respect to a pair of metal layers, would now entail evaluation of port voltages of the neighbors of the active partitions in the other pair of layers as well. For instance, while refining the power grid in the topleft and bottom-left partitions of layers M3-M4, as shown in Fig. 9(b) , the port voltages would be checked for the port nodes connecting to the right partition of layers M3-M4, and also for the ports connecting to the left partition of layers M1-M2. As seen in Fig. 9 , the almost-complete binary partition trees are defined with respect to each pair of metal layers. The wires in different layers can be of different sizes as, typically, the wires in top two metal layers are much wider than the ones in the intermediate metal layers. Thus, the width reduction factor γ is defined with respect to each pair of layers. γ k l1−l2 represents the width reduction factor for the k th partitioning level defined with respect to the pair of metal layers l1 − l2. Other steps in the proposed design procedure remain the same while designing a multilayered power grid.
VI. EXPERIMENTAL RESULTS
The proposed power grid design scheme was implemented in C using a sparse-matrix library [18] for both computing the macromodels and solution to the global system by the preconditioned conjugate-gradient method, and the design of several power networks was tested. Separate sparse matrices are used for each partition grids and for the nodes connecting the two partitions, so that when the grid in the previous partitioning level is ripped up, the entire conductance matrix need not be recomputed. The input to our power grid design procedure is a floorplan with functional-block current estimates and the locations and number of the power pads on the chip. The output is a nonuniform power grid that meets the IR drop, EM, and minimum-pitch constraints. We could find only two real benchmark floorplans [19] , [20] for a microprocessor chip in which the functional-block currents could be determined. These are the floorplans of ALPHA 21364 microprocessor chip. The block currents of the functional blocks in these floorplans were estimated from the given power-consumption estimates of each functional block, in 130-nm technology, using a V DD of 1.2 V. The functional-block current I f k , of a block k, is computed as I f k = Power k /V DD , where Power k is the total power consumption of block k. Due to the paucity of real full chip level benchmark floorplans, with functional-block current estimates, we randomly generated floorplans and assigned realistic block currents to various functional blocks in the floorplans. The block currents were assigned by assuming the total power consumption of the chips to be between 40 to 80 W and distributing the total power consumed randomly between the various functional blocks. For each of our experiments, we assume an availability of 400 to 600 power pads, distributed either throughout the chip, as in the case of a FC package, or 200 to 300 pads located on the chip periphery, as in the case of a WB package. The power pads are assumed to be connected to the top metal layer, which has wires running only in the horizontal direction.
The circuit-parameter values, sheet resistivity (ρ s ), current density (σ), and minimum wire pitches (p min ) were taken from [21] and [22] for power delivery to a 2 × 2 cm chip in 130-nm technology with V DD = 1.2 V. The voltage constraint for the power grids, i.e., V spec , was 1.08 V, i.e., 90% of V DD . The via specific resistances are chosen to be 0.001 Ωµ 2 . The experiments were performed on P-4 processor, Linux machines with a speed of 2.4 GHz, and 2-GB RAM.
At the beginning of our optimization procedure, in the first level of partitioning, Part 1 , the initial wire widths and wire pitches for the two partitions are chosen such that the worst case voltage drop is about twice the specified drop, e.g., 20%-25% of V DD . This choice of starting point for the initial wire widths and the pitches selection has been empirically determined so that we begin not so far away from the final-solution point in the search space. Choosing an initial pitch and width assignment corresponding to a much worse initial voltage drop, e.g., 50% of V DD , would mean that the design procedure has to spend much more time to reach the feasibility region and find a point that meets the reliability constraints. On the other hand, choosing a starting point that is very near to the feasibility region, e.g., 10%-12% of V DD , may lead to overutilization of wiring resources as the design heuristic may not have enough iterations to explore the search space before it finds a feasible solution that has a wire width and pitch assignment, which may be suboptimal in terms of wire area used. We assume equal pitches of the wires in horizontal and vertical directions within a partition, but, clearly this is not a restriction in the proposed scheme.
We construct the power grid by the proposed scheme for a set of eight benchmark floorplans, both for an FC and a WB case. Table I shows the results for these power grid constructions. For each experiment for both the FC and the WB case, corresponding to one row in Table I , the initial power grid in the first partitioning level comprises very thick wires in the range of 60-100 µm. In subsequent partitioning levels, the width reduction factor γ k is assigned an appropriate empirically tuned value in the interval [0.65, 1) so that at the end of k levels of partitioning, the final value of the wire width for the power grid in 2 k partitions is between 2 to 6 µm. Moreover, it was empirically found that by keeping the value of γ k in the above interval minimizes the minimum-pitch violations. We found that by choosing the value of γ k in the interval [0.65, 1), only about 5%-8% of the iterations exhibit the minimum-pitch violations, where the grids designed in the previously processed partitions have to be altered. The design procedure is terminated at the end of k = 8 levels of partitioning. The value of MAX spec parameter, to flag the previous_grid_violations, was chosen to be 15 mV.
The first two rows in Table I [4] nodes in the final power-grid circuit is greater than V spec , and all branches meet the current-density specifications at the end of k = 8 levels of partitioning and the postprocessing step to align the wires. The worst voltage measured by performing an accurate simulation, at the end of the design procedure without the port-approximation technique, verifies the accuracy of the final solution. The wire area consumed by the final power grid is listed in the fifth and the sixth column, for the FC and WB cases, respectively. The last two columns report the run time for constructing the power grid by the proposed design procedure. The run times of the proposed power grid design procedure are in the range of about 6 to 11 min for the grids designed for the FC case, and about 10 to 14 min for the WB case. The order of the run times obtained underscores the efficiency of the design algorithm, considering the fact that for each of the test cases in Table I , the final power grid for both the FC and the WB cases, spanning the entire chip area in two layers of metal, comprises more than a million electrical nodes.
As seen in Table I , the proposed scheme performs better for the FC case than the WB case, both in terms of utilizing the lower wire area and in its faster run times. This can be ascribed to the fact that the notion of locality in power grid design, which is one of the motivating factors of the proposed algorithm, is more pronounced in the case of the FC package, where there are sufficient number of pads near the violating regions. For a WB chip, the fact that the pads around the chip periphery are located far way from the violating regions, that may be located at the center of the chip, could make local-grid correction step for fixing the violations, a suboptimal choice. Hence, the procedure has to expend a larger amount of computational time and wiring resources to meet the reliability constraints for a WB chip.
In another set of experiments, we compare the proposed power grid design algorithm with the previous grid design scheme [4] . We implemented a simple version of the multigridbased power-grid optimization scheme of [4] in C++ to compare the results of our proposed power grid design algorithm with this method. Table II shows a comparison of the performance of the proposed power grid design algorithm with the multigrid-based technique of [4] . The two schemes are used to design power grids for six randomly generated floorplans for an FC case. The floorplans comprise 60 to 100 functional blocks with currents assigned randomly to each block so that the total power consumption of the chip is between 40 to 80 W. Some functional blocks are assigned about three to four times more power than the other blocks so that there are distinct high and low current-density regions on the chip. The assignment of block currents, to model the high and low current-density regions, follows from the observation that most full-chip microprocessor floorplans have about 30%-50% of chip area dedicated to caches, which consume much less power than the other functional blocks, e.g., arithmetic and logic units [20] . In our implementation of the multigrid-based method, only the wire widths are optimized by setting the weights corresponding to the decoupling capacitor cost and the congestion term to zero in the objective function of [4] . A uniform power grid is constructed for the six cases using the multigrid-based design scheme, with an initial constant wire width of 1.5 µ for all wires. Next, by enumeration, the numbers of wires in the uniform grid topology is determined so that the initial voltage drop is about two times the specified drop. This initial starting point, in terms of the initial voltage drop, is the same as chosen for selecting the initial pitches in Part 1 of our proposed design procedure. The second column in the Table II lists the number TABLE III  RESULTS OF POWER GRIDS DESIGNED FOR FC CIRCUITS BY PROPOSED METHOD AND EXACT WIRE-SIZING SCHEME of horizontal and vertical wires used for the uniform grid construction. Following a series of network reductions, about 8 to 14 levels of reduction for each circuit, the top-level power grid is reduced to a much smaller grid so that the problem size is sufficiently small. The wire-sizing solution for reduced network is then obtained by solving a constrained nonlinear-optimization problem by using a sequential quadratic programming software [23] . The backmapping to the original network is performed by solving a series of linear programs as formulated in [4] .
The fourth and the fifth columns in the table show a comparison of the run times of the two schemes. For all of the six circuit examples, the total time taken by the multigridbased scheme to perform the network reduction, solve the nonlinear-optimization problem and solve a series of linear programs for back-mapping, is greater than the proposed power grid design algorithm. On an average for the six example cases, the proposed method is about 12% faster than the multigrid-based design algorithm. Columns 6 and 7 show the wire area utilized for each of the example circuits by the two design methodologies. The wire area utilized by the proposed heuristic is about 5%-10% less than the grid design method of [4] . In the multigrid-based design method, each column (row) of vertical (horizontal) wire is constrained to have the same wire width in order to reduce the number of design variables for efficiently solving the resulting nonlinear program. Since the width of all of the wire segments on a column (row) of the wire is determined by the highest current-density blocks, the power grid has to be overdesigned in the low current-density regions of the chip. The proposed design algorithm is run for k = 10 levels of partitioning. By designing the local power grids in each partition, it is ensured that the wiring resources are utilized in a judicious manner as per the current-density requirements.
To measure the quality of the solution given by the proposed scheme, in terms of the wire area utilized, we also implement an exact wire-sizing scheme and compare our results with the exact scheme. The power grids by the exact scheme are constructed by formulating the IR drop and EM constraints as nonlinear constraints in terms of the wire widths as the optimization variable, and minimizing the wire-area objective function. A sequential quadratic programming software [23] is used to solve the nonlinear problem to determine the wire sizes of the variables. The setup for implementing the exact sizing scheme is very similar to that of implementing the multigrid technique. The only difference is that the wire width corresponding to each branch resistance is now treated as a separate variable as opposed to having one variable for the entire column (row) of a vertical (horizontal) wire, as done in the multigrid method. Since it is very inefficient to solve a nonlinear-optimization problem for large power-grid systems, we perform the comparison for grids of small sizes constructed for a toy chip of dimensions 300 × 300 µ. For our proposed approach, we use k = 9 levels of partitioning with an initial wire thickness of 10 µ. We perform the comparison between the two schemes both for FC and WB chips. Table III shows the results of the comparison. Columns 3 and 4 of the table represent the wire area utilized by the proposed and the exact method, normalized with respect to the exact sizing scheme. As seen in the table, for the four example circuits, our proposed method has an overutilization cost of about 2%-4% for the FC case and about 4%-7% for the WB case. The higher overhead of the WB case is expected due to the lack of strong locality. However, as seen from the run-time numbers in columns 8 and 10, the nonlinear-programming solution for the exact sizing method becomes very inefficient and impractical to use as the number of optimization variables increases from a few hundreds in Ckt-1 to a few thousands in Ckt-4. Even though the wire area utilized by the exact method would be the most judicious, the high run time prohibits the use of such a scheme to construct real power grids. As seen in the table, our proposed approach is extremely efficient and has a small wire area overuse cost as compared to the exact method.
In another set of experiments, we study the effect of choosing different levels of partitioning for the power grids designed for the same input floorplan. Table IV represents these experiments for constructing power grids for the pg-6 floorplan and assuming the FC case. As seen in the table, the algorithm runs faster for smaller number of partitioning levels. This can be ascribed to the fact that by increasing the height of partition_tree of Fig. 4(e) , the number of partitions and, consequently, the size of the global system of (5), even with the port-approximation technique, increase, which results in greater simulation time in each iteration. The cost of using fewer partitioning levels is overutilization of the wiring resources. The number of wires required in the partition is determined by the maximum of all current demands over the entire partition area. Since the partition size is larger for a smaller value of k, more wiring resources are wasted in the region within the large partitions, where the current requirements are less than the maximum. By splitting the partitions into smaller sizes, the regions for different current demands can be isolated, and the power grids with better area utilization can be constructed separately in these regions. However, beyond a point, the run-time penalty for increasing the granularity of partitions or the number of partitioning level outweighs the savings in the wire area.
VII. CONCLUSION
In this paper, we have proposed a novel and an efficient power grid design procedure. Our method is based on an iterative grid-refinement scheme by recursive bipartitioning of the chip area. We use the concept of locality in power grid design to abstract away the details of some parts of the power grid by the macromodeling technique. Using the grid abstractions, along with the strategy of constructing an initial coarse grid followed by a successive refinement of the grid and reusing the solution of grid designed in the previous iteration as a starting guess point for the conjugate-gradient linear solver, speeds up the circuit analysis step. Experimental results on real and randomly generated realistic test cases show that the proposed power grid design algorithm is considerably fast and has efficient utilization of the wiring resources.
